Shulou(Shulou.com)06/01 Report--

This article shows you how to carry out UART transmission to achieve FPGA, the content is concise and easy to understand, absolutely can make your eyes bright, through the detailed introduction of this article, I hope you can get something.

  figure 2 34 FPGA sends one frame of serial data (considering baud rate)

   if figure 2 34 considers a baud rate of 115200, the result, as shown in figure 2 34, is that each bit of data holds 434 clocks, so the Verilog can say this, as shown in Code 211:

  Code 2 11

1. Reg [10:0] D1

2. Reg [8:0] C1

3. Always @ (posedge CLOCK)

4. Case (I)

5. 0,1,2,3,4,5,6,7,8,9,10:

6. If (C1 = = 9d434-1) begin C1

Welcome to subscribe "Shulou Technology Information " to get latest news, interesting things and hot topics in the IT industry, and controls the hottest and latest Internet news, technology news and IT industry trends.